Recursive Approach to the Design of a Parallel Self Timed Adder

Kakidi Kadavath Beeran, R. Prasad

Abstract


As innovation scales down into the lower nanometer values control, postpone region and recurrence gets to be im¬portant parameters for the examination and plan of any circuits. This short exhibits a parallel single-rail self-coordinated viper. It depends on a recursive definition for performing multi bit double expansion. The operation is parallel for those bits that needn't bother with any convey chain spread. Therefore, the outline achieves logarithmic performance over arbitrary operand conditions with no extraordinary speedup hardware or look-ahead pattern. A viable execution is furnished alongside a finish recognition unit. The usage is regular and does not have any commonsense confinements of high fanouts. A high fan-in entryway is required however yet this is unavoidable for offbeat rationale and is overseen by associating the transistors in parallel. Reproductions have been performed utilizing an industry standard toolbox confirm the reasonableness and prevalence of the proposed approach over existing offbeat adders.

References


D. Geer, “Is it time for clockless chips? [Asynchro-nous processorchips],†IEEE Comput., vol. 38, no. 3, pp. 18–19, Mar. 2005.

J. Sparsø and S. Furber, Principles of Asynchronous Circuit Design.Boston, MA, USA: Kluwer Academic, 2001.

P. Choudhury, S. Sahoo, and M. Chakraborty, “Im-plementation of basicarithmetic operations using cel-lular automaton,†in Proc. ICIT, 2008,pp. 79–80.

M. Z. Rahman and L. Kleeman, “A delay matched approach forthe design of asynchronous sequential circuits,†Dept. Comput.Syst.Technol., Univ. Malaya, Kuala Lumpur, Malaysia, Tech. Rep. 05042013,2013.

M. D. Riedel, “Cyclic combinational circuits,†Ph.D. dissertation, Dept.Comput. Sci., California Inst. Tech-nol., Pasadena, CA, USA, May 2004.

R. F. Tinder, Asynchronous Sequential Machine Design and Analysis:A Comprehensive Development of the Design and Analysis ofClock-Independent State Machines and Systems. San Mateo, CA, USA:Morgan, 2009.

W. Liu, C. T. Gray, D. Fan, and W. J. Farlow, “A 250- MHz wavepipelined adder in 2-μm CMOS,†IEEE J. Sol-id- State Circuits, vol. 29,no. 9, pp. 1117–1128, Sep. 1994.

F.-C. Cheng, S. H. Unger, and M. Theobald, “Self-timed carry-lookaheadadders,†IEEE Trans. Comput., vol. 49, no. 7, pp. 659–672, Jul. 2000.

S. Nowick, “Design of a low-latency asynchronous adder using speculativecompletion,†IEE Proc. Comput. Digital Tech., vol. 143, no. 5,pp. 301–307, Sep. 1996.

N. Weste and D. Harris, CMOS VLSI Design: A Cir-cuits and SystemsPerspective. Reading, MA, USA: Ad-dison- Wesley, 2005.

C. Cornelius, S. Koppe, and D. Timmermann, “Dy-namic circuit techniquesin deep submicron technolo-gies: Domino logic reconsidered,†inProc. IEEE ICICDT, Feb. 2006, pp. 1–4. 2

M. Anis, S. Member, M. Allam, and M. Elmasry, “Im-pact of technologyscaling on CMOS logic styles,†IEEE Trans. Circuits Syst., AnalogDigital Signal Process., vol. 49, no. 8, pp. 577–588, Aug. 2002.


Full Text: PDF [Full Text]

Refbacks

  • There are currently no refbacks.


Copyright © 2013, All rights reserved.| ijseat.com

Creative Commons License
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.

Â