Email this article Urdhva Tiryagbhyam Sutra Multiplier Based 32-Bit MAC Design
Abstract
The Vedic Multiplier and the Reversible Logic Gates has Designed and actualized in the increase and Accumulate Unit (MAC) and that is appeared in this paper. A Vedic multiplier is composed by utilizing Urdhava Triyagbhayam sutra and the snake configuration is finished by utilizing reversible rationale entryway. Reversible rationales are likewise the crucial necessity for the developing field of Quantum processing. The Vedic multiplier is utilized for the increase unit in order to decrease halfway items and to get elite and lesser territory .The reversible rationale is utilized to get less power. The MAC is composed in Verilog HDL and the recreation is done in Xilinx 14.2 and blend is done utilizing Xilinx. The chip outline for the proposed MAC is likewise completed.
References
Vaijyanath Kunchigi ,Linganagouda Kulkarni, Subhash Kulkarni 32-bit MAC unit design using Vedic multiplier International Journal of Scientific and Research Publications, Volume3, Issue 2, February 2013
Ramalatha, M.Dayalan, K D Dharani, P Priya, and S Deoborah, High Speed Energy Efficient ALU design using Vedic multiplication techniques, International Conference on Advances in Computational Tools for Engineering Applications, 2009. ACTEA ’09.pp. 600 -3, Jul 15-17, 2009.
Sree Nivas A and Kayalvizhi N. Article: Implementation of Power Efficient Vedic Multiplier. International Journal of Computer Applications 43(16):21-24, April 2012. Published by Foundation of Computer Science, New York, USA
Vaijyanath Kunchigi, Linganagouda Kulkarni, Subhash Kulkarni, High Speed and Area Efficient Vedic Multiplier, International Conference on Devices, Circuitsand Systems (ICDCS), 2012.
D.P.Vasudevan, P.K.Lala, J.Di and J.P.Parkerson, “Reversiblelogic design with online testabilityâ€, IEEE Trans. On Instrumentation and Measurement, vol.55., no.2, pp.406-414,
April 2006.
Raghava Garipelly , P.Madhu Kiran , A.Santhosh Kumar A Review on Reversible Logic Gates and their Implementation International Journal of Emerging Technology and Advanced
Engineering Website: www.ijetae.com (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 3, Issue 3, March 2013.
Wikipedia.org/ mac design
Prabir Saha, Arindam Banerjee, Partha Bhattacharyya, Anup Dandapat, High Speed ASIC Design of Complex Multiplier Using Vedic Mathematics, Proceeding of the 2011 IEEE Students' Technology Symposium 14-16 January, 2011, IIT Kharagpur.
Asmita Haveliya, A Novel Design for High Speed Multiplier for Digital Signal Processing Applications (Ancient Indian Vedic mathematics approach), International Journal of Technology and Engineering System (IJTES), Vol.2, No.1, Jan -March, 2011.
Aniruddha Kanhe, Shishir Kumar Das and Ankit Kumar Singh, Design and Implementation of Low Power Multiplier Using Vedic Multiplication Technique, (IJCSC) International Journal of Computer Science and Communication Vol. 3, No. 1, January- June 2012, pp. 131-132 International Journal of Scientific and Research Publications, Volume 3, Issue 2, February 2013 ISSN 2250-315.
www.hinduism.co.za/vedic.htm#Vedic Mathematics.
www.vedicmaths.org/
A. Abdelgawad, Magdy Bayoumi ,†High Speed and Area- Efficient Multiply Accumulate (MAC) Unit for Digital Signal Processing Applicationsâ€, IEEE Int. Symp. Circuits Syst. (2007)
–3202.
R.Bhaskar, Ganapathi Hegde, P.R.Vaya,†An efficient hardware model for RSA Encryption system using Vedic mathematicsâ€, International Conference on Communication Technology and
System Design 2011 Procedia Engineering 30 (2012) 124 – 128.
Fatemeh Kashfi, S. Mehdi Fakhraie, Saeed Safari,†Designing an ultra-high-speed multiply-accumulate structureâ€, Microelectronics Journal 39 (2008) 1476–1484.
Jagadguru Swami Sri Bharati Krisna Tirthaji Maharaja, “Vedic mathematicsâ€, Motilal Banarsidass Publishers Pvt. Ltd, Delhi, 2009.
C.H. Bennett,†Logical reversibility of computationâ€, IBM J. Res. Dev. 17 (1973) 525–532.
R. Landauer, Irreversibility and heat generation in the computational process’s, IBM J. Res. Dev. 5 (1961) 183–191.
Ashis Kumer Biswas, Md. Mahmudul Hasan, Ahsan Raja Chowdhury, Hafiz Md. Hasan Babu, “Efficient approaches for designing reversible Binary Coded Decimal addersâ€.
Refbacks
- There are currently no refbacks.
Copyright © 2013, All rights reserved.| ijseat.com
International Journal of Science Engineering and Advance Technology is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJSEat , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.
Â