



International Journal of Science Engineering and Advance Technology

Low-Error and High-Throughput Discrete Cosine Transform (DCT) Design

#1 Mohammad Sadiq Ali #2 K Sumanth

#1 Associate Professor, #2 Student Department of ECE, Sri Venkateswara College Of Engineering And
Technology, Chittoor.

Abstract

In this paper, by operating the shifting and addition in parallel, an error-compensated adder-tree (ECAT) is proposed to deal with the truncation errors and to achieve low-error and high-throughput discrete cosine transform (DCT) design. Many DCT architectures were proposed on systolic design to reduce the number of multipliers in the systolic design as multipliers consumes high power and occupy less area. Instead of the 12 bits used in previous works, 9-bit distributed arithmetic-precision is chosen for this work so as to meet peak-signal-to-noise-ratio (PSNR) requirements. He proposed 2-D DCT core synthesized by using Xilinx ISE 9.1, and the Xilinx XC2VP30 FPGA can achieve 792 megapixels per second (M-pels/sec) throughput rate.

Index Terms—Distributed arithmetic (DA)-based, error-compensated adder-tree (ECAT), 2-D discrete cosine transform (DCT).

I. Introduction

Discrete cosine transform (DCT) is a widely used tool in image and video compression applications. Recently, the high-throughput DCT designs have been adopted to fit the requirements of real-time applications. The multiplier-based DCTs were presented and implemented in and. To reduce area, ROM-based distributed arithmetic (DA) was applied in DCT cores.

Implemented the DA-based multipliers using ROMs to produce partial products together with adders that accumulated these partial products. In this way, instead of multi-pliers, the DA-based ROM can be applied in a DCT core design to reduce the area required. In addition, the symmetrical properties of the DCT transform and parallel DA architecture can be used in reducing the ROM size, respectively. Recently, ROM-free DA architectures

were presented employed a bit-level sharing scheme to construct the adder-based butterfly matrix called new DA (NEDA). Being compressed, the butterfly-adder-matrix in utilized 35 adders and 8 shift-addition elements to replace the ROM.

Based on NEDA architecture, the recursive form and arithmetic logic unit (ALU) were applied in DCT design to reduce area cost. Hence the NEDA architecture is the smallest architecture for DA-based DCT core designs, but speed limitations exist in the operations of serial shifting and addition after the DA-computation. The high-throughput shift-adder-tree (SAT) and adder-tree (AT), those unroll the number of shifting and addition words in parallel for DA-based computation, were introduced respectively. However, a large truncation error occurred. In order to reduce the truncation error effect, several error compensation bias methods have been presented based on statistical analysis of the relationship between partial products and multiplier-multiplicand.

This brief addresses a DA-based DCT core with an error-compensated adder-tree (ECAT). The proposed ECAT operates shifting and addition in parallel by unrolling all the words required to be computed. Based on low-error ECAT, the DA-precision in this work is chosen to be 9 bits instead of the traditional 12bits so as to achieve the peak-signal-to-noise-ratio (PSNR) requirements. Therefore, the hardware cost is reduced, and the speed is improved using the proposed ECAT.

This brief is organized as follows. The proposed ECAT architecture is discussed in Section II. The proposed 8x8 2-D DCT core is demonstrated in Section III. The comparisons and

results are presented in Section IV, and conclusions are drawn in Section V.

II. ECAT Architecture




Fig1 : Q p – bit word shifting and addition operation in parallel

From (2), the shifting and addition computation can be written as follows:

$$Y = \sum_{j=0}^{Q-1} y_j \cdot 2^j \cdot \dots 1.$$

In general, the shifting and addition computation uses a shift-and-add operator in VLSI implementation in order to reduce hardware cost. However, when the number of the shifting and addition words increases, the computation time will also increase. Therefore, the shift-adder-tree (SAT) presented in operates shifting and addition in parallel by unrolling all the words needed to be computed for high-speed applications. However, a large truncation error occurs in SAT, and an ECAT architecture is proposed in this brief to compensate for the truncation error in high-speed applications.

In Fig. 1, the Q P-bit words operate the shifting and addition in parallel by unrolling all computations. Furthermore, the operation in Fig. 1 can be divided into two parts: the main part (MP) that includes most significant bits (MSBs) and the truncation part (TP) that has least significant bits (LSBs). Then, the shifting and addition output can be expressed as follows:

$$Y = MP + TP \cdot 2^{-(P-2)} \dots \rightarrow 2.$$

The output will obtain the P-bit MSBs using a rounding operation called post truncation (Post-T), which is used for high-accuracy applications. However, hardware cost increases in the VLSI design.

In general, the TP is usually truncated to reduce hardware costs in parallel shifting and addition operations, known as the direct truncation (Direct-T) method. Thus, a large truncation error occurs due to the neglecting of carry propagation from the TP to MP. Because the products in a multiplier have a relationship between the input multiplier and multiplicand, the compensation methods usually use the correlation of inputs to calculate a fixed or an adaptive compensation bias using simulation or statistical analysis.

Note that the addition elements y_{qp} in the TP in Fig. 1 (where $1 \leq q \leq (Q-1)$ and $(P-q-1) \leq p \leq (p-1)$) are independent from each other. Therefore, the previous compensation method cannot be applied in this work, and the proposed ECAT is explained as follows

A. Proposed Error-Compensated Scheme




Fig2 : Proposed ECAT architecture of shifting and addition Operators

From Fig. 1, (2) can be approximated as

$Y \sim MP + \Delta \cdot 2^{-(P-2)} \dots 5.$ Where Δ is the Compensated bias from the TP to the MP as listed in

$$\Delta = \text{Round} (TP_{\text{major}} + TP_{\text{minor}}) \dots 3;$$

$$TP_{\text{major}} = \frac{1}{2} \sum_{j=0}^{Q-1} y_j (P-1-j).$$

$$\begin{aligned}
 & TP_{\text{minor}} = \frac{1}{4}(y_1(p-1) + \dots + y_{(Q-1)}(p-Q+1)) \\
 & + \frac{1}{8}(y_2(p-1) + \dots + y_{(Q-1)}(p-Q+2)) + \dots \\
 & + \left(\frac{1}{2}\right)^Q y_{(Q-1)}(p-1) \quad \text{-----4}
 \end{aligned}$$

Where Round() is rounded to the nearest integer. The TP_{major} has more weight than TP_{minor} when contributing towards the $\square$. Therefore, the Compensated bias $\square$ can be calculated by obtaining TP_{major} and estimating TP_{minor} . Let the probability of $y_{qp} = 1$ be 0.5 where $1 \leq q \leq (Q-1)$ and $(P-q-1) \leq p \leq (p-1)$. Hence (4) can be expressed as follows:

$$TP_{\text{minor}} = \frac{(Q-2)}{4} + \left(\frac{1}{2}\right)^{Q+1} \quad \text{-----5.}$$

For a given TP_{major} , $(y_j(P-1-j), 0 \leq (Q-1))$, the $\square$ can be obtained after rounding the sum of $(TP_{\text{major}} + TP_{\text{minor}})$. In order to round the summation, TP_{minor} can be divided into four parts:

$$TP_{\text{minor}} = K - \frac{1}{2} + \left(\frac{1}{2}\right)^{4k+1}, \text{ for } Q = 4k$$

$$K - \frac{1}{4} + \left(\frac{1}{2}\right)^{4k+2}, \text{ for } Q = 4k + 1$$

$$K + \left(\frac{1}{2}\right)^{4k+3}, \text{ for } Q = 4k + 2$$

$$K + \frac{1}{4} + \left(\frac{1}{2}\right)^{4k+4}, \text{ for } Q = 4k + 3. \rightarrow 6$$

As $K \geq 1$, the TP_{minor} approximates (11)

$$TP_{\text{minor}} = (K-1) + \frac{1}{2}, \text{ for } Q = 4k$$

$$(K-1) + \frac{3}{4}, \text{ for } Q = 4k + 1$$

$$K, \text{ for } Q = 4k + 2$$

$$K + \frac{1}{4}, \text{ for } Q = 4k + 3 \rightarrow 7$$

Hence, $\square$ can be written as three Cases

Case 1 : $Q = 0, 1, 2, 3$ $\square = \text{Round}(TP_{\text{major}})$

Case 2 : $Q = 4k, 4k+1$ ($K \geq 1$) $\square = (K-1) \text{Round}(TP_{\text{major}} + 0.5)$

Case 3 : $Q = 4k+2, 4k+3$ ($K \geq 1$) $\square = K + \text{Round}(TP_{\text{major}})$

III .Proposed ECAT Architecture

The proposed ECAT architecture is illustrated in Fig. 2 for $(P, Q) = (12, 6)$ (Case 3) where block FA indicates a full-adder cell with three inputs (a,b,c) and two outputs, a sum (s) and a carry-out (co). Also block HA indicates half-adder cell with two inputs (a and b) and two outputs, a sum (s) and a carry-out (co).




Fig 3: The Architecture of 1-D 8-point DCT

The proposed ECAT has the highest accuracy with a moderate area-delay product. The shift-and-add [7] method has the smallest area, but the overall computation time is equal to 10.8 ($= 1.8 \times 6$) ns that is the longest. Similarly, the SAT, which truncates the TP and computes in parallel, takes 3.72 ns to complete the computation and uses 406 gates, which is the best area-delay product performance.

III . Proposed 8x8 2-D DCT Core Design

The 1-D DCT employs the DA-based architecture and the proposed ECAT to achieve a high-speed, small area, and low-error design. The 1-D 8-point DCT can be expressed as follows:

$$Z_n = \frac{1}{2} K_n \sum_{m=0}^7 x_m X \cos\left(\frac{(2m+1)n\pi}{16}\right) \quad A$$

Where x_m denotes the input data; Z_n denotes the

transform output ; $0 \leq n \leq 7$; $k = 1/\sqrt{2}$ for $n = 0$;
and $K_n = 1$ for other n values . By neglecting the
scaling factor $1/2$, the 1-D 8 – Point DCT in (A)
can be divided into even and odd parts; Z_e and Z_o
as listed in respectively

$$Z_e = \begin{bmatrix} Z_0 \\ Z_2 \\ Z_4 \\ Z_6 \end{bmatrix} = \begin{bmatrix} c_4 & c_4 & c_4 & c_4 \\ c_2 & c_6 & -c_6 & -c_2 \\ c_4 & -c_4 & -c_4 & c_4 \\ c_6 & -c_2 & c_2 & -c_6 \end{bmatrix} \begin{bmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \end{bmatrix} =$$

$$C_{e,a} \rightarrow B.$$

$$Z_e = \begin{bmatrix} Z_1 \\ Z_3 \\ Z_5 \\ Z_7 \end{bmatrix} = \begin{bmatrix} c_1 & c_3 & c_5 & c_7 \\ c_3 & -c_7 & -c_1 & -c_5 \\ c_5 & -c_1 & c_7 & c_3 \\ c_7 & -c_5 & c_3 & -c_1 \end{bmatrix} \begin{bmatrix} b_0 \\ b_1 \\ b_2 \\ b_3 \end{bmatrix} =$$

$$C_{o,b} \rightarrow C$$

Where $c_i = \cos(i\pi/16)$.*Moreover* , the even part
 Z_e can be further decomposed into even and odd
Parts : Z_{ee} and Z_{eo}

$$Z_{ee} = \begin{bmatrix} z_0 \\ z_4 \end{bmatrix} = \begin{bmatrix} c_4 & c_4 \\ c_4 & -c_4 \end{bmatrix} \begin{bmatrix} A_0 \\ A_1 \end{bmatrix} = C_{ee}.A \rightarrow D$$

$$Z_{eo} = \begin{bmatrix} z_2 \\ z_6 \end{bmatrix} = \begin{bmatrix} c_2 & c_6 \\ c_6 & -c_2 \end{bmatrix} \begin{bmatrix} B_0 \\ B_1 \end{bmatrix} = C_{eo}.B \rightarrow E$$

For the DA-based computation, the
coefficient matrix C_o , C_{ee} , and C_{eo} , are expressed as
9-bit binary fraction numbers. Table III expresses
 Z_{ee} (Z_0 and Z_4) in the bit level formulation. In Table
III, using given input data A_0 and A_1 , the transform
output Z_{ee} needs only one adder to compute $(A_0 +$
 $A_1)$ and two separated ECATs to obtain the results
of Z_0 and Z_4 . Similarly, the other transform outputs
 Z_{eo} and Z_o can be implemented in DA-based forms
using 10 (= 1+9) adders and corresponding ECATs.

The proposed 1-D 8-point DCT
architecture can be constructed as illustrated in Fig.
3 using a DA-Butterfly-Matrix, that includes two
DA even processing elements (DAEs), a DA odd
processing element (DAO) and 12
adders/subtractors, and 8 ECATs (one ECAT for
each transform Output Z_n). The eight separated
ECATs work simultaneously, enabling high-speed

applications to be achieved. After the data output
from the DA-Butterfly-Matrix is completed, the
transform output will be completed during one
clock cycle by the proposed ECATs. In contrast,
the traditional shift-and-add architecture requires Q
clock cycles to complete the transform output z if
the DA-precision is Q bits.

IV . Results



Fig 4 : Simulation Result

In a multiplier-based DCT core based on
pipeline radix-4² single delay feedback path
architecture to achieve high-speed design. The
ROM-based DCT core is presented to reduce
hardware cost. In a NEDA architecture is
presented by using adders to reduce the chip area of
DCT core. Nevertheless, a speed limitation for
shift-and-add is in NEDA design. In the SAT and
AT architectures for DA-based DCTs improve the
throughput rate of the NEDA method. A-precision
must be chosen as bits to meet the system accuracy
with more area overhead. The pro-posed DCT core
uses low-error ECAT to achieve a high-speed
design, and the DA-precision can be chosen as 9
bits to meet the PSNR requirements for reducing
hardware costs.

V .Conclusion

In this brief, a high-speed and low-error
8x8 2-D DCT design with ECAT is proposed to
improve the throughput rate significantly up to
about 13 folds at high compression rates by

operating the shifting and addition in parallel. Furthermore, the proposed error-compensated circuit alleviates the truncation error in ECAT. In this way, the DA-precision can be chosen as 9 bits instead of 12 bits so as to meet the PSNR requirements. Thus, the proposed DCT core has the highest hardware efficiency than those in previous works for the same PSNR requirements. In summary, the proposed architecture is suitable for high compression rate applications in VLSI designs.

VI .References

- [1] Y. Wang, J. Ostermann, and Y. Zhang, Video Processing and Communications, 1st ed. Englewood Cliffs, NJ: Prentice-Hall, 2002.
- [2] Y. Chang and C. Wang, "New systolic array implementation of the 2-D discrete cosine transform and its inverse," IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 2, pp. 150–157, Apr. 1995.
- [3] C. T. Lin, Y. C. Yu, and L. D. Van, "Cost-effective triple-mode reconfigurable pipeline FFT/IFFT/2-D DCT processor," IEEE Trans. Very Large Scale Integr. Syst., vol. 16, no. 8, pp. 1058–1071, Aug. 2008.
- [4] S. Uramoto, Y. Inoue, A. Takabatake, J. Takeda, Y. Yamashita, H. Yeran, and M. Yoshimoto, "A 100-MHz 2-D discrete cosine transform core processor," IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 492–499, Apr. 1992.
- [5] A. M. Shams, A. Chidanandan, W. Pan, and M. A. Bayoumi, "NEDA: A low-power high-performance DCT architecture," IEEE Trans. Signal Process., vol. 54, no. 3, pp. 955–964, Mar. 2006.
- [6] M. R. M. Rizk and M. Ammar, "Low power small area high performance 2D-DCT architecture," in Proc. Int. Design Test Workshop, 2007, pp. 120–125.
- [7] Y. Chen, X. Cao, Q. Xie, and C. Peng, "An area efficient high performance DCT distributed

architecture for video compression," in Proc. Int. Conf. Adv. Comm. Technol., 2007, pp. 238–241.

- [8] C. Peng, X. Cao, D. Yu, and X. Zhang, "A 250 MHz optimized distributed architecture of 2D 8x8 DCT," in Proc. Int. Conf. ASIC, 2007, pp. 189–192

Authors:

Mohammad Sadiq Ali ,Associate Professor, Department Of Elecronics & Communication Engineering, Sri Venkateswara College Of Engineering & Technology, R.V.S.Nagar, Chittoor.

K.Sumanth, Department Of Elecronics & Communication Engineering, Sri Venkateswara College Of Engineering & Technology, R.V.S.Nagar, Chittoor.