Multilevel Inverter Topology with Reduced Components

[1]Nammi Sagar Teja Yadav ,[2*]P Srinivas, [3]A J P Varma
Faculty JntuK, Kakinada , [2]Raghu Engg college, Vizag, [3]KIET, Kakinada
Corresponding Author - *palacherlasrinu@gmail.com

Abstract
This paper presents an upgraded, 3-φ, staggered inverter (MLI) geography. The proposed framework is determined by falling the level age part with the stage succession age part. Further, it tends to be worked at any necessary level contingent on the design of the level age part. Along these lines, for more significant level activity additional parts are needed at the level age part as it were. Hence, number of parts needed for the proposed MLI is lower than the regular 3-φ MLI geographies for more significant level activity. Further, the level age part is shared by the three stages similarly. This kills the chance of stage unbalance. The functioning standard and the activity of the proposed MLI are upheld with the recreation approvals. Further, the proposed upgraded MLI is likewise contrasted and the ordinary 3-φ MLIs to demonstrate its benefit

Key words—Common mode voltage, staggered inverter, new geography, 3-φ. .

I.INTRODUCTION

Staggered inverters comprise of a gathering of exchanging gadgets and dc voltage supplies, the yield of which produces voltages with ventured

waveforms. Staggered innovation has begun with the three-level converter followed by various staggered converter geographies. Various geographies and wide assortment of control techniques have been created in the new writing [1]–[3]. The most well-known staggered inverter arrangements are unbiased point clipped (NPC), the flying capacitor (FC), and the fell H-connect (CHB). The veering off voltage of nonpartisan point voltage in NPC, the unequal voltage in the dc connection of FC, and the huge number of isolated dc supplies in CHB are viewed as the fundamental downsides of these geographies [4], [5]. Aside from these three fundamental geographies, other half and half multistage geographies are becoming one of the most intrigued research regions. In the unbalanced arrangements, the sizes of dc voltage supplies are inconsistent. These geographies diminish the expense and size of the inverter and work on the dependability since least number of force electronic parts, capacitors, and dc supplies are utilized. The mixture multistage converters comprise of various staggered arrangements with inconsistent dc voltage supplies. With such converters, distinctive balance techniques and force electronic parts advances are required [18]–[26]. Then again, to work on the presentation of the customary single-and three-stage inverters, various geographies utilizing various kinds of bidirectional switches have been recommended in [27]–[29]. Contrasting with the unidirectional one, bidirectional switch can lead the current and withstanding the voltage in the two ways. Bidirectional switches with a fitting control strategy can work on the presentation of staggered inverters as far as diminishing the quantity of semiconductor parts, limiting the withstanding voltage and accomplishing the ideal yield voltage with more significant levels [30]–[34]. In view of this specialized foundation, this paper recommends an original geography for a three stage five-level staggered inverter. The quantity of exchanging gadgets, protected entryway driver circuits, and establishment region and cost are essentially diminished. The extents of the used dc voltage supplies have been chosen in a manner that brings the large number of voltage level with a powerful utilization of a central recurrence flight of stairs tweak method. Expanded construction for N-level is likewise introduced and contrasted and the regular notable staggered inverters. Reproduction results are given and clarified.

The proposed 3-φ MLI is inferred by utilizing the idea of level and extremity age, as utilized on account of 1-φ MLIs [11]. Be that as it may, the undertaking of extremity age part is executed by the stage grouping age part in the proposed 3-φ, MLI. Utilization of discrete level and stage succession age parts helps in decreasing the quantity of parts altogether in the proposed framework. Likewise, for a more elevated level activity of the proposed MLI, the change is needed at the level age part as it were. Along these lines, the quantity of additional parts needed for the more elevated level activity is diminished and is not exactly the numerous of three. Further, the proposed MLI can likewise be worked in awry setup. This will additionally help in augmenting the quantity of levels at the yield. Additionally, the level age part is normal to every one of the three stages. This takes out the likelihood of an unbalance in the 3-φ yield.

II. Proposed Topology:

The circuit outline of the proposed streamlined MLI arrangement for m-level activity is displayed in Fig. 1.

It comprises of two sections, (I) level age part (LGP) and (ii) stage arrangement

age part (PSGP). The LGP is acknowledged utilizing two indistinguishable essential units (BUs) associated in series, as can be found in Fig. 1(a). Transport utilized in LGP comprises of "n" number of series associated subunits or cells with a dc voltage source, as given in The primary cell dc voltage supply Vdc is added if switch T1 is turned ON prompting Vmg=+Vdc where Vmg is the voltage at hub (m)with regard to inverter ground (g)or circumvent if switch T2 is turned ON prompting Vmg=0. Similarly, the second cell dc voltage supply 2Vdc is added when switch T3 is turned ON bringing about Vom=+2VdcwhereVomis the voltage at midpoint(o)with regard to node(m)or by passed when switch T4 is turned ON bringing about Vom =0.The top voltage rating of the switches of the ordinary two level scaffold (Q1–Q6) is 4Vdcwhereas the bidirectional switches(S1–S6) have a pinnacle voltage rating of 3Vdc.InCHBcells,thepeak voltage rating of second cell switches (T3 and T4) is 2Vdcwhile the pinnacle voltage rating of T1 and T2 in the main cell is Vdc. By thinking about stage, the working status of the switches and the inverter line-to-ground voltage Vag are given[1].



Fig. 1. (a) Circuit schematic for the proposed m-level MLI. (b) Configuration of top/bottom BU

Fig. 1(b). Every subunit/cell again comprises of dc voltage source and a couple of correlative switches. For, e.g., the ith subunit/cell contains a dc voltage source with the greatness Vi and a couple of correlative force switches, N Sxi and Sxi' [where, x = 1 for top BU and x = 2 for base BU and I (1, 2, . . . ,n)]. Subsequently, for the acknowledgment of complete LGP, the absolute quantities of the switches and sources required are "4n" and "2(n + 1)," separately. The upsides of having various dc sources are further developed unwavering quality, power extraction ability [12], and capacitor voltage adjusting ability [3]. These secluded dc sources can be acknowledged utilizing multi-winding transformer followed by various diode connect rectifiers [8] or sun oriented PV sources [6]. Brokenness in the information current of the PV source can be dealt with by interfacing a support capacitor across the PV source and appropriate PWM methodology [13]. Further, it tends to be seen from Fig. 1 that the LGP has three yield transports/terminals which are alluded as transport 1, 2, and 3. The top BU of LGP is associated between transports 1 and 2, while the base BU is associated between transports 2 and 3. These three transports are likewise the normal connection among LGP and PSPG. The PSGP comprises of a T-type inverter with three information and yield terminals. The information terminals are straightforwardly associated with three transports 1, 2, and 3. Also, the yield terminals are associated with 3-φ, Y-associated load. In this way, any stage P can be associated with transport Q (where P (A, B, C) and Q (1, 2, 3)) utilizing power switch SQP. Further, the switches associating transport 1 and 3, i.e., S1P and S3P are acknowledged with single MOSFETs. Furthermore, the switch S2P is acknowledged utilizing the counter series association of two MOSFETs as shown in Fig. 1(a). Along these lines, PSGP is acknowledged utilizing 12 MOSFETs, which stays fixed for any level activity of the proposed MLI. Hence, the all out number of the switches "NSW" needed for the acknowledgment of proposed MLI with "n" number of subunits in each BU is given by

NSW = 4n + 12. (1)

Also, the absolute number of dc voltage sources "NSRC" needed by the proposed MLI is given by

NSRC = 2(n + 1). (2)

Presently with the expanding worth of "n", the quantity of voltage levels at the yield will increment and it likewise relies on the extents of the dc voltage sources. Contingent on the extents of the dc voltage sources, the proposed MLI can have two kinds of setups, as portrayed in the accompanying segments.



Fig. 2. SV diagram of proposed MLI in (a) symmetrical operation and (b) asymmetrical operation for n = 3.

III.SIMULATION DIAGRAM AND RESULTS





Fig. 3. Simulation results showing (a) line-to-line voltages, (b) output voltage of top BU, (c) output voltage of bottom BU, (d) phase-to-neutral voltages and (e) load current waveforms of the proposed 3-φ MLI in symmetrical operation.



Fig. 4. Simulated waveforms of Vag, Vog, Vao, and VaN for the proposed inverter f=50 Hz.

The staircase modulation can be simply implemented for the proposed inverter. Staircase modulation with selective harmonic is the most common modulation technique used to control the fundamental output voltage as well as to eliminate the undesirable harmonic components from the output waveforms. A iterative method such as the Newton–Raphson method is normally used to find the solutions to(N–1) nonlinear transcendental equations. The difficult calculations and the need of high-performance controller for the real application are the main disadvantages of such method. Therefore, an alternative method is proposed to generate the inverter's switching gate signals. It is easier to control the proposed inverter and achieve the required output voltage waveforms in terms of Sa, Sb, and Sc. The

basis of the proposed method can be explained as following: For a given value of modulation index Ma and within a full cycle of the operation of the proposed inverter, the switching states Sa, Sb, and Scare determined instantaneously. The on-time calculations of Sa, Sb, and Sc directly depend on the instantaneous values of the inverter line-to-ground voltages.



Fig. 5. Simulation results showing (a) line-to-line &&voltages, (b) output voltage of top BU, (c) output voltage of bottom BU, (d) phase-to-neutral voltages and (e) load current waveforms of the proposed 3-*φ* MLI in asymmetrical operation.

CONCLUSION

This paper presents an advanced 3-φ MLI design with decreased number of part. The unmistakable elements of the proposed MLI are as per the following.

1) The proposed MLI design is worked by falling LGP and PSGP. 2) For more significant level activity, just switches required are atthe BUs just, which dwells in the LGP. This diminishes the necessity of additional gadgets contrasted with traditional geographies. 3) Also, every dc voltage source in the introduced MLI geography is similarly shared by every one of the stages. Accordingly, any shot at between stage deviation is stayed away from. The previously mentioned focuses support that the proposed MLI is an advanced arrangement for 3-φ activity with diminished number of switches. In any case, the proposed arrangement is worked by utilizing the SVs up to the red line as it were. The further work with a further developed PWM methodology, which takes all the SVs in account, will be introduced in the normal paper. This will additionally build the quantity of levels at the yield and linearity can be kept up with in the over balance district with further developed dc-transport use.

REFERENCES

[1] J. Rodriguez, J. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Elect., vol. 49,
no. 4, pp. 724–738, Aug. 2002.
7418 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 32, NO. 10, OCTOBER 2017
[2] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," IEEE Trans.
Power Elect., vol. 31, no. 1, pp. 135–151, Jan. 2016.
[3] B. Wu and M. Narimani, High-Power Converters and AC Drives. Hoboken, NJ, USA: Wiley, 2016.
[4] S. S. Fazel, S. Bernet, D. Krug, and K. Jalili, "Design and comparison of 4-kV neutral-point-clamped, flying-capacitor, and series-connected
h-bridge multilevel converters," IEEE Trans. Ind. Appl., vol. 43, no. 4,
pp. 1032–1040, Jul./Aug. 2007.
[5] L. Wang, D. Zhang, Y. Wang, B. Wu, and H. S. Athab, "Power and voltage balance control of a novel three-phase solid-state transformer using multilevel cascaded h-bridge inverters for microgrid applications," IEEE Trans. Power Elect., vol. 31, no. 4, pp. 3289–3301, Apr. 2016.
[6] Y. Shi, R. Li, Y. Xue, and H. Li, "High-frequency-link-based grid-tied PV system with small DC-link capacitor and low-frequency ripple-free maximum power point tracking," IEEE Trans. Power Elect., vol. 31, no. 1, pp. 328–339, Jan. 2016.
[7] S. Essakiappan, H. S. Krishnamoorthy, P. Enjeti, R. S. Balog, and S. Ahmed, "Multilevel medium-frequency link inverter for utility scale photovoltaic integration," IEEE Trans. Power Elect., vol. 30, no. 7, pp. 3674–3684, Jul. 2015.
[8] M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, "Hybrid multilevel power conversion system: A competitive solution for high-power applications,"
IEEE Trans. Ind. Appl., vol. 36, no. 3, pp. 834–841, May/Jun. 2000.
[9] S. K. Chattopadhyay and C. Chakraborty, "Performance of three-phase asymmetric cascaded bridge (16 : 4 : 1) multilevel inverter," IEEE Trans.
Ind. Elect., vol. 62, no. 10, pp. 5983–5992, Oct. 2015.
[10] K.-m Tsang and W.-i Chan, "Single DC source three-phase multilevel inverter using reduced number of switches," IET Power Elect., vol. 7,
no. 4, pp. 775–783, Apr. 2014.

[11] M. F. Kangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of submultilevel inverters," IEEE Trans. Power Elect., vol. 28, no. 2, pp. 625–636, Feb. 2013.
[12] P. Sharma, P. K. Peter, and V. Agarwal, "Exact maximum power point tracking of partially shaded PV strings based on current equalization concept," in Proc. 38th IEEE Photovoltaic Spec. Conf., Austin, TX, USA,2012, pp. 001411–001416.
[13] V. Sonti, S. Jain, and S. Bhattacharya, "Analysis of modulation strategy for the minimization of leakage current in the PV grid connected cascaded multi-level inverter," IEEE Trans. Power Elect., vol. 32, no. 2, pp. 1156–1169, Feb. 2017.
[14] S. Clemente, "A simple tool for the selection of IGBTs for motor drives and UPSs," in Proc. 10th Annu. Appl. Power Electron. Conf. Expo., Dallas, TX, USA, 1995, vol. 2, pp. 755–764.

N SAGAR TEJA YADAV

Currently Working as Assistant Professor (Contract), Department of Electrical and Electronics Engineering University College of Engineering, JNTUK, Kakinada, East Godavari, Andhra Pradesh. Interested Areas: High Voltage Engineering, Power Electronics and drives.

P SRINIVAS

Currently Working as Assistant Professor, Department of Electrical and Electronics Engineering Raghu Engineering college, Vishakapatnam, Andhra Pradesh. Interested Areas: Modern Power Systems, Smart grids, DG technologies and multilevel inverter topologies.

A J P VARMA

Currently Working as Assistant Professor,
Department of Electrical and Electronics Engineering KIET Engineering college, Kakinada, East Godavari, Andhra Pradesh. Interested Areas:, Smart grids, Power quality enhancement with active power filter topologies And optimized multilevel inverters .